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Abstract: In this paper, a new wideband electronically tunable grounded resistor, namely a grounded voltage controlled
resistor (GVCR) including only three MOS transistors, is suggested. The proposed GVCR, without requiring any
additional bias currents and voltages, has only one control voltage. Linearity analysis for the proposed GVCR is
given. A new second-order multifunctional lter using two dierential voltage current conveyors is also included as an
application example. Some postlayout simulation results with SPICE are included to show the performance, workability,
and eectiveness.
Key words: Tunable resistor, MOS transistor, body eect, channel length modulation, dierential voltage current
conveyor, multifunctional lter
1. Introduction
Grounded voltage controlled resistors (GVCRs), namely electronically tunable grounded resistors, reported in
the related literature can be adjusted via control voltage(s) in CMOS technology [1{6]. The complete circuit of
the GVCR in [1] uses ve MOS transistors, whereas the proposed one in this study employs only three MOS
transistors. The GVCR of [2] consists of nine MOS transistors. Furthermore, it needs a bias voltage that is
implemented with additional elements [7]. The GVCR of [3] uses two MOS transistors, both of which operate
in the saturation region. Nevertheless, the circuits of [3{5] have two symmetrical control voltages in opposite
signs, which are constructed by extra components. A grounded current-controlled resistor was designed in [6]
with three MOS transistors that needs at least one extra MOS transistor to be tuned by a control voltage. The
circuits of [8] and [9] use BJTs, which are temperature-dependent. The grounded resistor circuit in [10] consists
of a single JFET and a current feedback operational amplier (CFOA). The grounded tunable resistor given in
[11] uses oating-gate MOS transistors. As stated in [12], some voltage-controlled resistor circuits are given in
[13{20]. These congurations were employed for the nonlinearity cancellation by the same principle where the
same active devices (CFOAs) were used. The oating resistor circuits of [21{25] also include a number of MOS
transistors. Apart from this, some tunable circuits that employ active building blocks are given in the literature
[26].
In this paper, a new wideband linear GVCR containing only three MOS transistors, one NMOS transistor
in the linear region and two MOS transistors in the saturation region, is proposed. It has a single control voltage
Correspondence: fyucel@akdeniz.edu.tr
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for electronically tuning its linear resistive values. It does not require any bias currents and voltages, whereas
it requires a single matching condition. A tunable second-order multifunctional lter using two dierential
voltage current conveyors (DVCCs) and only grounded passive elements is given as an application example.
Some postlayout simulation results with SPICE are included to conrm the theory.
2. Grounded voltage controlled resistor
The input-output relationship of an active device can be expressed as
Iin = f(Vin) =
1X
j=0

ajV
j
in

; (1)
where Iin is input current and Vin is corresponding input (output) voltage of the active device. Ideally, a
GVCR electronically tuned via control voltage(s) is dened by Iin = a1Vin , where a1 is a function of control
voltage(s).
The electrical symbol of the GVCR with one control voltage and its equivalent circuit [27] are respectively
given in Figures 1 and 2. In Figure 2, Req is an equivalent resistor and Cp is a parasitic capacitor. The
impedance in Figure 2 is evaluated as follows.
Zin(!) =
Vin
Iin
=
Req
1+j!ReqCp
=
Req
1+ j!!C
(2)
Here, !C = 1 / (ReqCp) is a pole frequency. For proper operation of the GVCR, f <<!C / (2 ) should be
chosen. Moreover, Req is controlled through VC .
Figure 1. Electrical symbol of a GVCR with one control
voltage, VC .
Figure 2. Equivalent circuit of the GVCR in Figure 1
[27].
3. Proposed tunable resistor
The proposed MOS transistor-based wideband linear GVCR circuit is shown in Figure 3. It includes three MOS
transistors: PMOS transistor M1 provides only DC current. NMOS transistors M2 and M3 operate in the
linear and saturation regions, respectively.
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Figure 3. Proposed GVCR composed of only three MOS transistors.
The drain currents I1 , I2 , and I3 in Figure 3 can be respectively found as
I1 =
kp1
2
(VDD   jVTP j)2 ; (3a)
I2 = kn2

(VC   VTN )Vin   V
2
in
2

; (3b)
I3 =
kn3
2
(Vin   VTN   VSS)2 ; (3c)
where kp1 and kni (i =2, 3) are transconductance parameters of the PMOS and NMOS transistors, respectively.
VDD and VSS are the positive and negative power supply voltages, respectively. For proper operation of the
proposed GVCR, one must choose kn2 = kn3 = kn . Large signal analysis is performed in this paper. Finally,
Iin is obtained as follows.
Iin =  I1 + I2 + I3
=  kp12 (VDD   jVTP j)2 + kn

(VC   VTN )Vin   V
2
in
2

+ kn2 (Vin   VTN   VSS)2
=  kp12 (VDD   jVTP j)2 + kn2 ( VTN   VSS)2 + kn (VC   2VTN   VSS)Vin
(4)
If one chooses,
kp1
2
(VDD   jVTP j)2 = kn
2
( VTN   VSS)2 ; (5)
and then Eq. (4) simplies to
Iin = kn (VC   2VTN   VSS)Vin: (6)
From Eq. (6), the equivalent positive resistance is evaluated as in the following:
Req =
Vin
Iin
=
1
kn(VC   VSS   2VTN ) ; (7)
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where VC is control voltage. The following constraints must be satised for proper operation of the proposed
GVCR. 8><>:
Vin   VTN   VSS  0
Vin  jVTP j
VC   VTN  Vin
8Vin (8)
It is seen from Eq. (8) that VC must be chosen as positive. Note that due to the body eects of the second
MOS transistor, nonlinearity may occur, which can be considerably reduced by connecting the body to VSS .
The M1 and M3 transistors also suer from early voltage eects yielding nonlinearity, which is discussed in the
next section.
4. Linearity analysis
Transistors and other semiconductor devices are nonlinear, while resistors and capacitors are linear devices.
However, the devices with nonlinear elements can operate linearly if the signal is limited to a low level. Therefore,
in Eq. (1), if Iin = a1Vin , the device is linear, or if
ja1Vinj >>
ajV jin j = 0 and j = 2; 3; 4:::; (9)
the device can be considered as linear. If second-order eects (body and channel length modulation ones) are
ignored, the proposed GVCR is also linear like previously published ones [1{6]. On the other hand, considering
the body eect, the threshold voltages of NMOS and PMOS transistors are respectively expressed as
VTN = VTN0 + n
p
j2'Fnj+ VSBn  
p
j2'Fnj

; (10a)
VTP = VTP0   p
q
j2'Fpj+ VBSp  
q
j2'Fpj

; (10b)
where 'Fn and 'Fp are Fermi voltages for NMOS and PMOS transistors, respectively. VSBn and VBSp are
source to bulk and bulk to source voltages for NMOS and PMOS transistors, respectively. The threshold
voltages of M1 and M3 of the realized GVCR in Figure 3 (all the bulks are connected to relevant power supply
voltages) are
VTP1 = VTP0; (11a)
VTN3 = VTN0: (11b)
However, if Vin > 0, from Figure 3, VTN2 can be evaluated as
VTN2 = VTN0 + n
p
j2'Fnj   VSS  
p
j2'Fnj

: (12)
Similarly, if Vin < 0, VTN2 can be computed as
VTN2 = VTN0 + n
p
j2'Fnj+ Vin   VSS  
p
j2'Fnj

: (13)
It is seen from Eq. (13) that Vin must be chosen suciently small for linearity. In other words,
jVinj << j2'Fnj   VSS : (14)
2445
YUCE et al./Turk J Elec Eng & Comp Sci
Considering channel length modulation, I1 { I3 can be obtained as
I1 =
kp1
2
(VDD   jVTP j)2 (1 + p(VDD   Vin)) ; (15a)
I2 = kn2

(VC   VTN )Vin   V
2
in
2

; (15b)
I3 =
kn3
2
(Vin   VTN   VSS)2 (1 + n(Vin   VSS)) : (15c)
Finally, Iin =  I1 + I2 + I3 is obtained as
Iin = a0 + a1Vin + a2V
2
in + a3V
3
in; (16)
where
a0 =
kn3
2 ( VTN   VSS)2 (1  nVSS)  kp12 (VDD   jVTP j)2 (1 + pVDD)
a1 =  kp12 (VDD   jVTP j)2 p + kn2 (VC   VTN ) + kn32 ( VTN   VSS)2 n + kn3 ( VTN   VSS) (1  nVSS)
a2 =  kn22 + kn32 (1  nVSS) + kn3 ( VTN   VSS)n
a3 =
kn3
2 n
(17)
are obtained. It is desired that a0 , a2 , and a3 be small enough. Therefore, n and p in Eq. (17) can be
made as small as possible by choosing channel length of the MOS transistors in Figure 3 as large as possible
[28]. Furthermore, a0 can be approximately set to zero by adjusting the aspect ratio of M1 .
5. Simulation results
Postlayout simulations of the proposed GVCR based on level 7, 0.25  m TSMC CMOS technology parameters
with  1.25 V symmetrical DC power supply voltages are accomplished by using the SPICE program. As a
result, the aspect ratios of the MOS transistors used in the realization of the proposed GVCR in Figure 3 are
selected in all the simulations as follows: (W / L)1 = 37.5  m / 2.5  m and (W / L)2 = (W / L)3 = 6.5
 m / 2.5  m, where all the bulks of the MOS transistors are connected to relevant power supply voltages,
both bulks of the NMOS transistors are connected to VSS , and the bulk of the PMOS transistor is connected
to VDD . In simulations, postlayout PMOS transistor geometry parameters are AD = 8.4375  10 11 , AS
= 8.4375  10 11 , PD = 7.95  10 5 , and PS = 7.95  10 5 . Postlayout NMOS transistor geometry
parameters are AD = 1.3  10 11 , AS = 1.3  10 11 , PD = 1.7  10 5 , and PS = 1.7  10 5 . The
control voltage, VC , is chosen as 1.25 V, resulting in Req = 1.33 k 
 and a pole of fC = 443 MHz. Thus, the
proposed GVCR can be operated properly up to a frequency of 44.3 MHz [29].
The total power dissipation for VC = 1.25 V is found as 0.44 mW. Note that power dissipation reduces
considerably with lowered power supply voltages but dynamic range is also reduced. Output voltages versus
input currents are given in Figure 4, where VC is selected as 1.25 V (Req = 1.33 k 
), 1.1 V (Req = 1.5
k 
), 0.95 V (Req = 1.72 k 
), 0.8 V (Req = 2.03 k 
), and 0.65 V (Req = 2.39 k 
), separately. The
proposed GVCR can be operated properly for VC  0.65 V. Input voltages versus input currents regarding the
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Shichman{Hodges [30] model are depicted in Figure 5. Here, VC is selected as 2.5 V (Req = 675.5 
), 2.2 V
(Req = 730.8 
), 1.9 V (Req = 796 
), 1.6 V ( Req = 874 
), and 1.3 V (Req = 969 
), separately. Level
1 MOS transistor parameters with  2.5 V symmetrical power supply voltages are specially used only for this
simulation [31]. Additionally, (W / L)1 = 25  m / 2.5  m and (W / L)2 = (W / L)3 = 6.5  m / 2.5
 m are selected. Input voltages versus input currents as given in Eq. (16) by changing only  (n = p is
chosen for simplicity) of the MOS transistors are shown in Figure 6. In this simulation, VC = 1.25 V, kn = 1
mA/V2 , VDD =  VSS = 1.25 V, VTN = 0.37 V, and VTP = {0.49 V are selected as an example.
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Figure 4. Output voltages against input currents. Figure 5. Output voltages against input currents with
Shichman{Hodges model.
In Figures 7 and 8, frequency and time domain analyses are respectively given where VC = 1.25 V is
chosen. DC oset voltage in Figure 8 is found as 16.5 mV in simulations. As an example, widths of both of
the NMOS transistors are changed from 5.5  m to 7.5  m by 0.25  m increments while keeping length
constant; accordingly, the impedance and phase responses with respect to frequency are drawn in Figure 9, in
which VC = 1.25 V is chosen. Similarly, changes of the W parameter of the NMOS transistors and input and
output signals of the GVCR in Figure 3 are drawn in Figure 10.
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Figure 6. Output voltages against input currents by
changing only the  parameter of the MOS transistors.
Figure 7. Impedance and phase responses of the proposed
resistor against frequency.
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Figure 9. Impedance and phase responses for the GVCR
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where VC = 1.25 V (Req = 1.33 k 
).
After fty runs, a Monte Carlo simulation by changing 5% Gaussian variation of VTP and VTN parameters
of all the MOS transistors is achieved as shown in Figure 11. It is seen from Figure 11 that the circuit is a bit
sensitive to variation of threshold voltages.
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).
Figure 11. A Monte Carlo analysis with 5% variation of
threshold voltages where VC = 1.25 V (Req = 1.33 k 
).
It is seen from simulation results in Figures 4{11 that the proposed GVCR is linear for suciently small
input currents/voltages. The total harmonic distortion (THD) variations of the proposed GVCR versus applied
peak sinusoidal input current at 10 MHz and with respect to frequency are respectively given in Figures 12 and
13, where VC = 1.25 V is chosen. Additionally, in Figure 13, a sinusoidal input current with 250  A peak is
applied. Comparison of the previously published GVCRs and the proposed one are given in Table 1.
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Table 1. Comparison of previously published MOS transistor-based GVCRs and the proposed one.
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Saturation
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[1] NA 1 4 1 0  5 V NA *
[2] 60{200 k 
 1 8 1 1  5 V NA *
[3] NA 0 2 2 0  5 V NA *
[4] NA 0 4 2 0  5 V NA *
[5] 500{1600 
 0 8 2 0  1.5 V = 2 mW 0.25  m
[6] NA 2 1 1 0 5 V NA 3  m
This work  2:39 k 
 1 2 1 0  1.25 V 0.44 mW 0.25  m
NA: Not available. *: Old technology.
6. An application: second-order multifunctional lter
Tunable resistors are used in many circuit applications such as oscillators [32,33], lters [29,34], and inductor
simulators [35{37]. As an application of the proposed GVCR, a DVCC-based second-order multifunctional lter
is given. The electrical symbol of the DVCC with four terminals is depicted in Figure 14. The internal structure
of the DVCC with VB = 0.57 V is given in Figure 15 [38], where the dimensions of M1 {M8 (PMOS transistors)
are chosen as 80  m / 1  m and the dimensions of M9 {M12 (NMOS transistors) are chosen as 30  m / 1
 m. The proposed lter employing two DVCCs provides low-pass (LP), high-pass (HP), and band-pass (BP)
responses. It has high input impedances. All the passive elements are grounded. The circuit schematic of the
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proposed lter application is given in Figure 16. Here, the proposed GVCR is replaced instead of each of all
the resistors R1 , R2 , and R3 . The capacitors C1 and C2 are selected as 50 pF. VC is changed from 0.65 V to
1.25 V by a step size of 150 mV.
BV
x +Z
DDV
SSV
2M 3M
4M
7M6M
9M
8M
11M10M 12M
1M
1Y 2Y5M
Figure 14. Electrical symbol of the DVCC. Figure 15. Internal structure of the DVCC [38].
Figure 16. Proposed second-order multifunctional lter application.
The DVCC can be expressed with the following matrix equation:2664
VX
IY 1
IY 2
IZ+
3775 =
2664
0 1  1 0
0 0 0 0
0 0 0 0
1 0 0 0
3775
2664
IX
VY 1
VY 2
VZ+
3775 : (18)
Therefore, output responses of the proposed lter in Figure 16 are found as
Vo1 =
R2 (sC1R3Vi1 + Vi2)
s2C1C2R1R2R3 + sC1R1R3 +R2
; (19a)
Vo2 =
sC1R3 ( R2Vi1 +R1Vi2 + sC2R1R2Vi2)
s2C1C2R1R2R3 + sC1R1R3 +R2
: (19b)
The conditions to obtain LP, HP, and BP responses are summarized in Table 2.
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Table 2. Multifunctional lter output responses.
Responses Input terminal Conditions Output terminal
Low-pass Vi2 Vi1 = 0 Vo1
High-pass Vi1 = Vi2 R1 = R2 Vo2
Band-pass Vi1 Vi2 = 0 Vo1
Here, angular resonance frequency !o and quality factor Q are evaluated as
!o =
r
1
C1C2R1R3
; (20a)
Q = R2
r
C2
C1R1R3
: (20b)
LP, HP, and BP gain responses of the proposed lter application in Figure 16 are respectively shown in Figure 17.
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Figure 17. Gain responses of the proposed second-order
multifunctional lter application.
Figure 18. Layout of the proposed GVCR.
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The ideal and simulation results are close to each other, whereas the dierence between them can be
attributed to nonidealities of the MOS transistors. The layout of the proposed GVCR is drawn in Figure 18.
The layout area is about 1100  m2 .
7. Conclusion
The proposed wideband linear GVCR employing only three MOS transistors has a single control voltage for
electronically tuning its linear resistive values in integrated circuit processes. It is seen from simulation results
that the proposed tunable grounded resistor has a linear V-I relationship for suitably chosen applied input
currents/voltages. The obtained postlayout simulation results with SPICE verify the claimed theory well, as
expected, whereas the discrepancy between ideal and simulation results arises from nonidealities of the MOS
transistors. In this study, currents are applied as inputs and voltages are measured as outputs in simulations.
If voltages are applied as inputs and currents are measured as outputs, the same results can be obtained. As
an application example, a new second-order multifunctional lter employing two DVCCs and only grounded
passive elements is given.
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